Computer organization and architecture : (Record no. 10699)

MARC details
000 -LEADER
fixed length control field 04452nam a2200229Ia 4500
003 - CONTROL NUMBER IDENTIFIER
control field NULRC
005 - DATE AND TIME OF LATEST TRANSACTION
control field 20250520100647.0
008 - FIXED-LENGTH DATA ELEMENTS--GENERAL INFORMATION
fixed length control field 250520s9999 xx 000 0 und d
020 ## - INTERNATIONAL STANDARD BOOK NUMBER
International Standard Book Number 9781111987046
040 ## - CATALOGING SOURCE
Transcribing agency NULRC
050 ## - LIBRARY OF CONGRESS CALL NUMBER
Classification number QA 76.9.C643 .C54 2014
100 ## - MAIN ENTRY--PERSONAL NAME
Personal name Clements, Alan.
Relator term author
245 #0 - TITLE STATEMENT
Title Computer organization and architecture :
Remainder of title themes and variations /
Statement of responsibility, etc. Alan Clements.Stamford, CT : Cengage Learning,
260 ## - PUBLICATION, DISTRIBUTION, ETC.
Place of publication, distribution, etc. Stamford, Connecticut :
Name of publisher, distributor, etc. Cengage Learning Asia Pte Ltd,
Date of publication, distribution, etc. c2014
300 ## - PHYSICAL DESCRIPTION
Extent xxxv, 898 pages :
Other physical details color illustrations ;
Dimensions 26 cm.
365 ## - TRADE PRICE
Price amount PHP3022.13
504 ## - BIBLIOGRAPHY, ETC. NOTE
Bibliography, etc. note Includes bibliographical references (pages 876-887) and index.
505 ## - FORMATTED CONTENTS NOTE
Formatted contents note Part I. The Beginning 1. Computer Systems Architecture What is Computer Systems Architecture? Architecture and Organization. Development of Computers. The Stored Program Computer. The Stored Program Concept. Overview of the Computer System. Modern Computing 2. Computer Arithmetic and Digital Logic What is Data? Numbers.Binary Arithmetic. Signed Integers. Introduction to Multiplication and Division. Floating-Point Numbers. Floating-Point Arithmetic. Floating-Point Arithmetic and the Programmer. Computer Logic. Sequential Circuits. Buses and Tristate Gates. Part II. Instruction Set Architectures 3. Architecture and Organization Introduction to the Stored Program Machine. The Components of an ISA. ARM Instruction Set Architecture. ARM Assembly Language. ARM Data-Processing Instructions. ARM's Flow Control Instructions. ARM Addressing Modes. Subroutine Call and Return. Intermission: Examples of ARM Code. Subroutines and the Stack. Data Size and Arrangement. Consolidation - Putting Things Together 4. Instruction Set Architectures - Breadth and Depth Historical Background. The Stack and Data Storage. Privileged Modes and Exceptions. MIPS: Another RISC. Data Processing and Data Movement. Memory Indirect Addressing. Compressed Code, RISC, Thumb, and MIPS16. Variable-Length Instructions. 5. Computer Architecture and Multimedia Applications of High-Performance Computing. Multimedia Influences - Reinventing the CISC. Introduction to SIMD Processing. Streaming Extensions and the Development of SIMD Technology. Part III. Organization and Efficiency 6. Performance - Meaning and Metrics Progress and Computer Technology. The Performance of a Computer. Computer Metrics. Amdahl's Law. Benchmarks. SPEC. Averaging Metrics. 7. Processor Control The Generic Digital Processor. RISC Organization. Introduction to Pipelining. Branches and the Branch Penalty. Branch Prediction. Dynamic Branch Prediction. 8. Beyond RISC: Superscalar, VLIW, and Itanium Superscalar Architecture. Binary Translation. EPIC Architecture. Part IV. The System 9. Cache Memory and Virtual Memory Introduction to Cache Memory. Performance of Cache Memory. Cache Organization. Considerations in Cache Design. Virtual Memory and Memory Management. 10. Main Memory Introduction. Primary Memory. DRAM. The Read-Only Memory Family. New and Emerging Nonvolatile Technologies. 11. Secondary Storage Magnetic Disk Drives. Magnetism and Data Storage. Data Organization on Disk. Secure Memory and RAID Systems. Solid-State Disk Drives. Magnetic Tape. Optical Storage Technology 12. Input/Output Fundamental Principles of I/O. Data Transfer. I/O Strategy. Performance of I/O Systems. The Bus. Arbitrating for the Bus. The PCI and PCIe Buses. The SCSI and SAS Interfaces. Serial Interface Buses Part V. Processor-Level Parallelism 13. Processor-Level Parallelism Why Parallel Processing? Performance Revisited. Flynn's Taxonomy and Multiprocessor Topologies. Multiprocessor Topologies. Memory in Multiprocessor Systems. Multithreading. Multi-Core Processors. Parallel Programming.
520 ## - SUMMARY, ETC.
Summary, etc. COMPUTER ORGANIZATION AND ARCHITECTURE: THEMES AND VARIATIONS stresses the structure of the complete system (CPU, memory, buses and peripherals) and reinforces that core content with an emphasis on divergent examples. This approach to computer architecture is an effective arrangement that provides sufficient detail at the logic and organizational levels appropriate for EE/ECE departments as well as for Computer Science readers. The text goes well beyond the minimal curriculum coverage and introduces topics that are important to anyone involved with computer architecture in a way that is both thought provoking and interesting to all.
650 ## - SUBJECT ADDED ENTRY--TOPICAL TERM
Topical term or geographic name entry element COMPUTER ORGANIZATION
942 ## - ADDED ENTRY ELEMENTS (KOHA)
Source of classification or shelving scheme Library of Congress Classification
Koha item type Books
Holdings
Withdrawn status Lost status Source of classification or shelving scheme Damaged status Not for loan Collection Home library Current library Shelving location Date acquired Source of acquisition Cost, normal purchase price Total checkouts Full call number Barcode Date last seen Copy number Price effective from Koha item type
    Library of Congress Classification     Gen. Ed. - CCIT LRC - Main National University - Manila General Circulation 11/22/2014 Purchased - C&E 3022.13   GC QA 76.9.C643 .C54 2014 NULIB000008458 05/20/2025 c.1 05/20/2025 Books

© 2021 NU LRC. All rights reserved.Privacy Policy I Powered by: KOHA